LG Electronics 26LT380C Flat Panel Television User Manual


  Open as PDF
of 61
 
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
4.7K
R1527
OPT
4.7uF
16VC1510
PI_LG1001
PI_TS_DATA[7]
1KR1532
PI_LG1001
FE_TS_SYNC
PI_TS_DATA[3]
+3.3V_PROIDIOM
CI_TS_VAL
CI_TS_SYNC
10K
OPT
R1514
+3.3V_PROIDIOM
0.1uFC1511
PI_LG1001
22R1502
0.1uFC1533
PI_LG1001
+1.8V_PROIDIOM
PI_TS_DATA[0]
22R1500
0.1uFC1523
PI_LG1001
PI_TS_DATA[6]
1KR1530
PI_LG1001
PI_TS_DATA[0]
+3.3V_PROIDIOM
22R1501
PI_TS_DATA[1]
0.1uF
C1529
PI_LG1001
0.1uFC1535
PI_LG1001
0.1uFC1521
PI_LG1001
22R1513
PI_LG1001
PKT_SYNC
CI_TS_DATA[5]
1uFC1509
PI_LG1001
+1.8V_PROIDIOM
0.1uFC1500
47K
R1543
PI_LG1001
CI_TS_DATA[2]
0.1uFC1501
1uFC1518
PI_LG1001
1KR1531
PI_LG1001
22
R1540
PI_LG1001
+3.3V_Normal
10K
PI_LG1001
R1519
CI_TS_DATA[4]
0.1uF C1502
+3.3V_PROIDIOM
0.1uFC1527
PI_LG1001
74LVC16244ADGG
IC1500
26
4A3
27
4A2
28
GND_5
29
4A1
30
4A0
31
VCC_3
32
3A3
33
3A2
34
GND_6
35
3A1
36
3A0
37
2A3
38
2A2
39
GND_7
40
2A1
41
2A0
42
VCC_4
43
1A3
44
1A2
45
GND_8
46
1A1
47
1A0
48
2OE
17
3Y4
3
1Y1
6
1Y3
16
3Y2
15
GND_3
14
3Y1
13
3Y0
12
2Y3
11
2Y2
10
GND_2
9
2Y1
8
2Y0
7
VCC_1
4
GND_1
5
1Y2
25
3OE
24
4OE
23
4Y3
2
1Y0
22
4Y2
21
GND_4
1
1OE
20
4Y1
19
4Y0
18
VCC_2
PI_TS_CLK
PROIDIOM_SYSCLK
0.1uFC1525
PI_LG1001
PKT_VAL
FE_TS_CLK
PKT_VAL
PI_TS_SYNC
PI_TS_VAL
/PI_EN
47K
R1542
PI_LG1001
22R1507
22R1505
4.7uF
16V
C1514
PI_LG1001
PI_TS_SYNC
PI_TS_VAL
/PI_RESET_NEC
0.1uFC1534
PI_LG1001
PKT_DATA[0]
22R1504
/PI_EN
PI_SDA
10K
PI_LG1001
R1528
0.1uF C1503
0.1uFC1522
PI_LG1001
PI_TS_DATA[4]
10KR1525
PI_LG1001
FE_TS_DATA[0]
PKT_SYNC
0.1uF
PI_LG1001
C1517
PKT_CLK
CI_TS_DATA[3]
22
R1522
PI_LG1001
0.1uFC1515
PI_LG1001
CI_TS_CLK
PI_EN
22R1508
PI_TS_DATA[2]
PROIDIOM_SYSCLK
PKT_DATA[0]
0.1uFC1524
PI_LG1001
2.2uF
16V
C1505
PI_LG1001
CI_TS_DATA[0]
PI_TS_CLK
22R1509
22R1506
0.1uFC1532
PI_LG1001
CI_TS_DATA[6]
22R1503
+3.3V_PROIDIOM
22
R1521
PI_LG1001
10KR1529
PI_LG1001
FE_TS_VAL_ERR
22R1510
PI_TS_DATA[5]
PKT_CLK
+3.3V_PROIDIOM
+1.8V_PROIDIOM
+1.8V_PROIDIOM
10KR1524
PI_LG1001
0.1uFC1528
PI_LG1001
0.1uFC1531
PI_LG1001
27MHz
X1500
PI_LG1001
6
1
25
34
+1.8V_PROIDIOM
PI_SCL
CI_TS_DATA[7]
+3.3V_PROIDIOM
CI_TS_DATA[1]
0.1uFC1530
PI_LG1001
+3.3V_PROIDIOM
+3.3V_PROIDIOM
0.1uF
PI_LG1001
C1536
+1.8V_PROIDIOM
LGDT1001
PI_LG1001
IC1501
H1
CLK1
B8
IO2_29/TP_SOP
B9
IO2_21/TP_VALID
B10
IO2_17/TP_ERR
C5
IO2_41/TP_DATA[7]
C6
IO2_36/TP_DATA[6]
C7
IO2_31/TP_DATA[5]
C8
IO2_25/TP_DATA[4]
C9
IO2_23/TP_DATA[3]
C10
IO2_18/TP_DATA[2]
C11
IO2_14/TP_DATA[1]
C12
IO2_8/TP_DATA[0]
M1
IO1_29
C3
IO1_2
C2
IO1_3
B1
IO1_4
G5
IO1_5
F4
IO1_6
D3
IO1_7
E4
IO1_8
F5
IO1_9
E3
IO1_10
D2
IO1_11
E2
IO1_12
G1
CLK0
B2
IO2_48/RESET
D14
IO3_37/I2C_SCK
E14
IO3_34/I2C_SDA
K4
DCLK
K13
CONF_DONE
H3
NCONFIG
J4
NCE
H2
DATA0
G4
IO1_21SO
K3
IO1_22/ASDO
H4
NCEO
J13
NSTATUS
J3
MSEL0
J2
MSEL1
J14
TCK
H15
TDO
J15
TMS
H14
TDI
D4
IO1_1/INIT_DONE
D1
IO1_13
F3
IO1_14
G3
IO1_15
F2
IO1_16
E1
IO1_17
G2
IO1_18
F1
IO1_19
H5
IO1_20
J1
IO1_23
K2
IO1_24
L3
IO1_25
K1
IO1_26
L1
IO1_27
L2
IO1_28
N1
IO1_30
M2
IO1_31
N2
IO1_32
M3
IO1_33
L5
IO1_34
M4
IO1_35
N3
IO1_36
K5
IO1_37
L4
IO1_38
R1
IO1_39
P2
IO1_40
P3
IO1_41
N4
IO1_42
R2
IO4_1
T2
IO4_2
R3
IO4_3
P4
IO4_4
R4
IO4_5
T4
IO4_6
R5
IO4_7
M5
IO4_9
M6
IO4_10
N5
IO4_11
N6
IO4_12
R6
IO4_14
M7
IO4_15
T6
IO4_16
R7
IO4_17
N7
IO4_19
T8
IO4_21
M8
IO4_22
N8
IO4_23
M10
IO4_25
T9
IO4_27
N9
IO4_29
T11
IO4_31
N10
IO4_32
N11
IO4_36
N12
IO4_37
M9
IO4_38
M11
IO4_39
M12
IO4_40
R12
IO4_42
T13
IO4_43
R13
IO4_44
R14
IO4_45
P13
IO4_46
T15
IO4_47
R15
IO4_48
N13
IO3_1
P14
IO3_2
P15
IO3_3
R16
IO3_4
N15
IO3_5
N16
IO3_6
K12
IO3_7
K14
IO3_8
L12
IO3_9
N14
IO3_10
M13
IO3_11
M14
IO3_12
L13
IO3_13
M15
IO3_14
M16
IO3_15
L14
IO3_16
L15
IO3_17
L16
IO3_18
K16
IO3_19
K15
IO3_20
J16
IO3_21
H16
CLK3
G16
CLK2
H12
IO3_22
G14
IO3_23
G13
IO3_24
G15
IO3_25
F16
IO3_26
F14
IO3_27
F13
IO3_28
F15
IO3_29
E16
IO3_30
E15
IO3_31
D16
IO3_32
D15
IO3_33
F12
IO3_35
E13
IO3_36
H13
IO3_38
G12
IO3_39
B16
IO3_40
C15
IO3_41
C14
IO3_42
D13
IO3_43
B15
IO2_1
A15
IO2_2
B14
IO2_3
C13
IO2_4
B13
IO2_5
A13
IO2_6
B12
IO2_7
A2
IO2_47
E12
IO2_9
E11
IO2_10
E9
IO2_11
D12
IO2_12
D11
IO2_13
B3
IO2_46
B11
IO2_15
A11
IO2_16
D10
IO2_19
A9
IO2_20
D9
IO2_22
C4
IO2_45
E10
IO2_24
B4
IO2_44
D8
IO2_26
E8
IO2_27
A8
IO2_28
D7
IO2_30
A4
IO2_43
B7
IO2_32
A6
IO2_33
E7
IO2_34
P12
IO4_41/CH_DATA[7]
P11
IO4_35/CH_DATA[6]
P10
IO4_33/CH_DATA[5]
P9
IO4_28/CH-DATA[4]
P8
IO4_24/CH_DATA[3]
P7
IO4_18/CH_DATA[2]
P6
IO4_13/CH_DATA[1]
P5
IO4_8/CH_DATA[0]
R10
IO4_30/CH_ERR
R9
IO4_26/CH_SOP
R8
IO4_20/CH_VALID
R11
IO4_34/CH_CLK
A7
VCCINT_1
A10
VCCINT_2
G8
VCCINT_3
G10
VCCINT_4
H7
VCCINT_5
H9
VCCINT_6
J8
VCCINT_7
J10
VCCINT_8
K7
VCCINT_9
K9
VCCINT_10
T7
VCCINT_11
T10
VCCINT_12
C1
VCCIO1_1
G6
VCCIO1_2
P1
VCCIO1_3
T3
VCCIO4_1
L7
VCCIO4_2
L10
VCCIO4_3
T14
VCCIO4_4
P16
VCCIO3_1
K11
VCCIO3_2
C16
VCCIO3_3
A14
VCCIO2_1
F10
VCCIO2_2
F7
VCCIO2_3
A3
VCCIO2_4
A1
GND_1
A16
GND_2
A5
GND_3
A12
GND_4
F6
GND_5
F8
GND_6
F9
GND_7
F11
GND_8
G7
GND_9
G9
GND_10
G11
GND_11
H8
GND_12
H10
GND_13
J7
GND_14
J9
GND_15
K6
GND_16
K8
GND_17
K10
GND_18
L6
GND_19
L8
GND_20
L9
GND_21
L11
GND_22
T1
GND_23
T5
GND_24
T12
GND_25
T16
GND_26
J6
GNDA_PLL1
J5
GNDG_PLL1
J11
GNDA_PLL2
J12
GNDG_PLL2
H6
VCCA_PLL1
H11
VCCA_PLL2
B6
IO2_35
B5
IO2_42
D6
IO2_37
D5
IO2_38
E6
IO2_39
E5
IO2_40
0.1uF
16V
OPT
C1507
2.2uF
16V
C1513
OPT
+3.3V_PROIDIOM
NFM18PS105R0J
6.3V
OPT
C1508
OUT I N
GND
+3.3V_Normal
AZ1117BH-1.8TRE1
SOT223_3PIN
IC1502
PI_LG1001
1
ADJ/GND
2
OUT
3
IN
150
OPT
R1548
1/10W
1
R1547
0.1uF
16V
C1519
PI_LG1001
10uF
10V
C1520
PI_LG1001
10uF
16V
C1526
PI_LG1001
0.01uFC1512
PI_LG1001
0.01uF
C1516
PI_LG1001
CIS21J121
L1508
PI_LG1001
CIS21J121
PI_LG1001
L1501
CIS21J121
L1505
PI_LG1001
CIS21J121
PI_LG1001
L1510
CIS21J121
L1507
PI_LG1001
CIS21J121
PI_LG1001
L1500
CIS21J121
OPT
L1503
CIS21J121
L1506
PI_LG1001
CIS21J121
L1511
PI_LG1001
CIS21J121
L1502
CIS21J121
L1504
PI_LG1001
CIS21J121
L1509
PI_LG1001
4.7uF
C1504
4.7uF
OPT
C1506
Bonding Area
Bonding Area
I2C : 0xF0
Bonding Area or INNER LAYER
BUFFER/LINE DRIVER
PLL VOLTAGE_ONOLY F4/G4
EMEA INTERACTIVE
GP4_MSTAR
2011.08.21
Pro:Idiom
15 20
Copyright © 2012 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only
 previous next