
4.2DataSwitchFabricConnections
SM320C6455-EP
FIXED-POINTDIGITALSIGNALPROCESSOR
SPRS462B–SEPTEMBER2007–REVISEDJANUARY2008
Figure4-1showstheconnectionbetweenslavesandmastersthroughthedataswitchedcentralresource
(SCR).Mastersareshownontherightandslavesontheleft.ThedataSCRconnectsmasterstoslaves
via128bitdatabusesrunningataSYSCLK2frequency.SYSCLK2issuppliedbythePLL1controllerand
isfixedatafrequencyequaltotheCPUfrequencydividedby3.
Someperipherals,likePCIandtheC64x+Megamodule,havebothslaveandmasterports.Notethat
eachEDMA3transfercontrollerhasanindependentconnectiontothedataSCR.
TheSerialRapidIO(SRIO)peripheralhastwoconnectionstothedataSCR.Thefirstconnectionisused
whendescriptorsarebeingfetchedfromsystemmemory.Theotherconnectionisusedforallotherdata
transfers.
NotethatmasterscanaccesstheconfigurationSCRthroughthedataSCR.TheconfigurationSCRis
describedinSection4.3.
NotallmastersontheC6455DSPmayconnecttoallslaves.Allowedconnectionsaresummarizedin
Table4-1.
SystemInterconnect 82SubmitDocumentationFeedback