Filter
Top Products
— 19 —
KV-32FV27 / 36FS13 / 36FS17 / 36FV27 / 38FS17
ADJUSTMENT ITEMS (4 OF 6)
Description Data Adj/Fix Initial 32" 36"38" Comments
Range Data FV FS FV
Register
Name
7
GCUR
Controls Curve of Gamma Correction
0,1
FIX 0 0
0: -2.4dB, -1.6dB
8
BLKC
Black Conpensation
0,1
FIX 1 1
OFF
9
TEST
Test Bit
0-3
FIX 3 3
Pin 20 Output: 0=RS, 1=SHR, 2=RTC, 3=TEST3
10
RS
Gain of DL APACON at 8MHz Peak
0-7
FIX 0 0
0: 0dB, 7: +6dB
11
RTC
Compensation Ratio of SRT and DL APACON
0-7
FIX 4 4
0: Min, 7: Max
12
VMLO
Gain for Menu VM=LOW
0-2
FIX 1 1
0=off, 1=-6dB, 2=-3dB, 3=0dB
0
PIPH
PIP H-position
0-127
FIX 34 36
0:Right, 127:Left
1
PIPV
PIP V-position
0-63
FIX 22 22
0:Up, 63:Down
2
POFV
Position Ofset Vertical
0-15
FIX 4 4
Vertical PiP Offset from Center
3
POFH
Position Ofset Horizontal
0-31
FIX 17 18
Horizontal PiP Offset from Center
4
VACQ
PiP V-Acquisition Window
0-15
FIX 8 8
0: -8 lines up, 8: Center, 15: +7 pixels down
5
HACQ
PiP H-Acquisition Window
0-15
FIX 8 8
0: -16 pixels right, 8: Center, 15: +14 pixels left
6
PVID
PiP Vsync Delay
0-31
FIX 0 0
Step size 3.56ms< 1 step < 6.4ms
7
VERB
Vertical Blanking
0,1
FIX 0 0
0: DAC Blanking during line blanking interval,
1: DAC Blanking during line AND field intervals
8
PSEL
SELDOWN Bit Control
0,1
FIX 1 1
0:Open out, 1:TTL out
9
SELD
Select PYS Delay
0-15
FIX 8 8
0: -8 clock cycles, 8: NO delay, 15: +7 clock cycles
10
4SLD
Select PYS Delay YUV Input
0-15
FIX 8 8
0: -8 clock cycles, 8: NO delay, 15: +7 clock cycles
11
PCOR
Position Correction
0,1
FIX 1 1
0: OFF, 1: ON (Position correction during varying parent frequency)
12
AGCR
AGC Gain Control Reset
0,1
FIX 1 1
0: Normal, 1: Reset (transition of 0-->1 resets AGC)
13
AGCM
AGC Mode
0-3
FIX 0 3
0: Sync height & ADC Overflow, 1: sync height,
2: ADC overflow, 3: AGC Fixed
14
AGCV
ADC Value
0-15
FIX 11 12
0: Input valtage 0.5Vpp, 15: Input Voltage is 1.5Vpp
15
CLMD
Clamp Pulse Duration
0-3
FIX 0 0
0: 0.5ms, 1: 0.9ms, 2: 1.2ms, 3: 1.5ms
16
CLMS
Clamp Pulse Start
0-3
FIX 2 2
0: 1.0ms, 1: 1.5ms, 2: 2.0ms, 3: 2.5ms
17
LMOF
Luminance Offset
0-3
FIX 3 3
0: NO OFFSET, 1: +16LSB, 2: -8LSB, 3: -16LSB
18
PYDL
Y/C Delay
0-15
FIX 8 2
0: -8 pixels, 15: +7 pixels
19
FRMY
Frame Y Level
0-15
Fix by Model 6 4 5
Adjusts 4 MSB of Frame Y Signal
20
FRSL
Frame Type Select
0,1
FIX 1 1
0: Normal frame, 1: 3D frame
21
FRWH
Frame Width Horizontal
0-7
FIX 4 4
0: No frame, 7: 7 pixels
22
FRWV
Frame Width Vertical
0-3
FIX 1 1
0: No frame, 3: 3 lines
23
PBSW
PiP Block Selection (PIPBG vs PIPBLK)
0,1
FIX 0 1
Blocking Type: 0= PIPBG(gray), 1=PIPBLK(black)
0
CKIL
Color Killer Threshold
0-3
FIX 0 0
0: -30dB, 1: -18dB, 2: -24dB, 3: color always off
1
COLO
Color Killer Off
0,1
FIX 0 0
0: Color killer active, 1: Color always on
2
PSHU
PiP Sub Hue
0-15
FIX 7 7
PiP sub hue
3
4PSU
PiP Sub Hue YUV Input
0-15
FIX 7 7
PiP sub hue
4
CPLL
Chroma PLL Off
0,1
FIX 0 0
0: Chroma PLL active, 1: Chroma PLL free running
5
SCAD
Sub Carrier Freq Fine Adjustment
0-31
FIX 6 6
0: -150 PPM, 7: default, 31: +310 PPM
6
PCON
PiP Contrast
0-15
FIX 0 0
0: nominal, 15: +30% increase
7
4PCN
PiP Contrast YUV Input
0-15
FIX 0 0
0: nominal, 15: +30% increase
8
PBRT
PiP Brightness
0-15
FIX 2 2
0: nominal, 15: +20% increase
9
4PBR
PiP Brightness YUV Input
0-15
FIX 2 2
0: nominal, 15: +20% increase
10
IPER
V Pedestal
0-15
FIX 0 0
0: nominal, 15: +15LSB offset
11
4IPR
V Pedestal YUV Input
0-15
FIX 4 0
0: nominal, 15: +15LSB offset
12
IPEG
Y Pedestal
0-15
FIX 0 0
0: nominal, 15: +15LSB offset
13
4IPG
Y Pedestal YUV Input
0-15
FIX 0 0
0: nominal, 15: +15LSB offset
14
IPEB
U Pedestal
0-15
FIX 1 1
0: nominal, 15: +15LSB offset
15
4IPB
U Pedestal YUV Input
0-15
FIX 1 1
0: nominal, 15: +15LSB offset
16
BLKR
Invert V Pedestal
0,1
FIX 1 0
0: Offset add during blanking, 1: Offset add during active
17
BLKB
Invert U Pedestal
0,1
FIX 0 1
0: Offset add during blanking, 1: Offset add during active
18
PVGA
Peak Level V Output
0-255
FIX 84 84
0: 0.3Vpp, 192: 1.0Vpp, 255: 1.2Vpp
19
4PVG
Peak Level V Output YUV Input
0-255
FIX 69 69
0: 0.3Vpp, 192: 1.0Vpp, 255: 1.2Vpp
PIC IMP
TA1226N
PIP-YC
SDA9588X
PIP
SDA9588X