![](http://pdfasset.owneriq.net/6/b9/6b987e72-a4f4-4ccb-87ec-e3052083ac5a/6b987e72-a4f4-4ccb-87ec-e3052083ac5a-bg12f.png)
ELECTRICAL DATA S3F80P5_UM_ REV1.00
Table 16-9. Oscillation Stabilization Time
(T
A
= -25 °C to + 85 °C, V
DD
= 3.6 V)
Oscillator Test Condition Min Typ Max Unit
Main crystal
f
OSC
> 1 MHz
− −
20 ms
Main ceramic
Oscillation stabilization occurs when V
DD
is equal
to the minimum oscillator voltage range.
− −
10 ms
External clock
(main system)
X
IN
input High and Low width (t
XH
, t
XL
)
25
−
500 ns
t
WAIT
when released by a reset
(note1)
−
2
16
/f
OSC
−
ms
Oscillator
stabilization wait
time
t
WAIT
when released by an interrupt
(note2)
− − −
ms
NOTES:
1. f
OSC
is the oscillator frequency.
2. The duration of the oscillation stabilization time (t
WAIT
) when it is released by an interrupt is determined by the setting in
the basic timer control register, BTCON.
16-10