![](http://pdfasset.owneriq.net/6/b9/6b987e72-a4f4-4ccb-87ec-e3052083ac5a/6b987e72-a4f4-4ccb-87ec-e3052083ac5a-bgdd.png)
S3F80P5_UM_ REV1.00 RESET
INTERNAL POWER-ON RESET
The power-on reset circuit is built on the S3F80P5 product. When power is initially applied to the MCU, or when
V
DD
drops below the V
POR
, the POR circuit holds the MCU in reset until V
DD
has risen above the V
LVD
level.
Normal Operating Mode
V
DD
V
LVD
t
WAIT
V
POR
Internal
RESET
Release
Reset
Pulse
Figure 8-4. Timing Diagram for Internal Power-On Reset Circuit
8-5