Filter
Top Products
Rev. 1.0, 07/01, page 77 of 372
When the RES pin goes low, the CPU goes into the reset state and the sleep mode is cleared.
6.2.2 Standby Mode
In the standby mode, the clock pulse generator stops, so the CPU and on-chip peripheral modules
stop functioning. However, as long as the rated voltage is supplied, the contents of CPU registers,
on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents
will be retained as long as the voltage set by the RAM data retention voltage is provided. The I/O
ports go to the high-impedance state.
The standby mode is cleared by an interrupt. When an interrupt is requested, the system clock
pulse generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, and
interrupt exception handling starts. The standby mode is not cleared if the I bit of CCR is set to 1
or the requested interrupt is disabled in the interrupt enable register.
When the RES pin goes low, the system clock pulse generator starts. Since system clock signals
are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the
RES pin must be kept low until the pulse generator output stabilizes. After the pulse generator
output has stabilized, the CPU starts reset exception handling if the RES pin is driven high.
6.2.3 Subsleep Mode
In the subsleep mode, operation of the CPU and on-chip peripheral modules other than timer A is
halted. As long as a required voltage is applied, the contents of CPU registers, the on-chip RAM,
and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states
as before the transition.
The subsleep mode is cleared by an interrupt. When an interrupt is requested, the subsleep mode is
cleared and interrupt exception handling starts. The subsleep mode is not cleared if the I bit of
CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register. After the
subsleep mode is cleared, a transition is made to the active mode when the LSON bit in SYSCR2
is 0, and a transition is made to the subactive mode when the bit is 1. After the time set in bits
STS2 to STS0 in SYSCR1 has elapsed, a transition is mode to the active mode.
When the RES pin goes low, the system clock pulse generator starts. Since system clock signals
are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the
RES pin must be kept low until the pulse generator output stabilizes. After the pulse generator
output has stabilized, the CPU starts reset exception handling if the RES pin is driven high.