Filter
Top Products
8 - 8
MELSEC-
A
8 OTHER FUNCTIONS
R2
(OS reception area)
Reading of reception data by programmable controller CPU
R2
(OS reception area)
5120
bytes
5120
bytes
(Data storage)
(Data storage)
Open area
Open area
64 bytes
or less
263 bytes
or more
Reception ready
complete
OFF
ON
DTR (ER) signal
ON
OFF
Reception enabled at ON
Reception disabled at OFF
(b) DSR (DR) control
When the DSR (DR) signal is ON, if there is data to be transmitted, the R2
transmits it to the external device. If the DSR (DR) signal is OFF and there
is data to be transmitted, it is not transmitted to the external device.
External device side
R2 side
Data Data
(Restart)
... from canceled point
DSR (DR) signal
(Cancel)
(3) Setting the buffer memory
When carrying out flow control, designate flow control in the R2 buffer memory
shown below.
R2 buffer
memory
address
Name Details
R2
100
H
Flow control
designation
Designate whether to carry out flow control with DTR/DSR control
or DC code control when exchanging data between the R2 and
external device.
0 : Do not carry out flow control.
1 : Carry out flow control with DTR/DSR control. (Default value)
2 : Carry out flow control with DC code control.
POINT
•
If the buffer memory is set to "Carry out flow control with DTR/DSR signal
control", the RYnA DTR (ER) signal setting will be invalid.
•
When the above buffer memory setting values have been changed, initialize the
R2 with the process given in section 8.6.