Hitachi H*/3694F-ZTAT TV Mount User Manual


 
Rev. 1.0, 07/01, page 324 of 372
Mnemonic
Operand Size
Addressing Mode and
Instruction Length (bytes)
No. of
States
*1
Condition Code
IHNZVC
#xx
Rn
@ERn
@(d, ERn)
@–ERn/@ERn+
@aa
@(d, PC)
@@aa
DEC.L #1, ERd
DEC.L #2, ERd
DAS.Rd
MULXU. B Rs, Rd
MULXU. W Rs, ERd
MULXS. B Rs, Rd
MULXS. W Rs, ERd
DIVXU. B Rs, Rd
DIVXU. W Rs, ERd
DIVXS. B Rs, Rd
DIVXS. W Rs, ERd
CMP.B #xx:8, Rd
CMP.B Rs, Rd
CMP.W #xx:16, Rd
CMP.W Rs, Rd
CMP.L #xx:32, ERd
CMP.L ERs, ERd
Operation
ERd32–1 ERd32
ERd32–2 ERd32
Rd8 decimal adjust
Rd8
Rd8 × Rs8 Rd16
(unsigned multiplication)
Rd16 × Rs16 ERd32
(unsigned multiplication)
Rd8 × Rs8 Rd16
(signed multiplication)
Rd16 × Rs16 ERd32
(signed multiplication)
Rd16 ÷ Rs8 Rd16
(RdH: remainder,
RdL: quotient)
(unsigned division)
ERd32 ÷ Rs16 ERd32
(Ed: remainder,
Rd: quotient)
(unsigned division)
Rd16 ÷ Rs8 Rd16
(RdH: remainder,
RdL: quotient)
(signed division)
ERd32 ÷ Rs16 ERd32
(Ed: remainder,
Rd: quotient)
(signed division)
Rd8–#xx:8
Rd8–Rs8
Rd16–#xx:16
Rd16–Rs16
ERd32–#xx:32
ERd32–ERs32
L
L
B
B
W
B
W
B
W
B
W
B
B
W
W
L
L
2
4
6
2
2
2
2
2
4
4
2
2
4
4
2
2
2
2
2
2
14
22
16
24
14
22
16
24
2
2
4
2
4
2
Normal
Advanced
*
(1)
(1)
(2)
(2)
*
(7)
(7)
(7)
(7)
(6)
(6)
(8)
(8)
DEC
DAS
MULXU
MULXS
DIVXU
DIVXS
CMP