Filter
Top Products
5-248
5.4 Network Dedicated Instruction
5.4.33 MRECV instruction
ZP_MRECV
Control Data
Device Item Setting data Setting range Setting side
[0]
Execution/Error completion
type
Error completion type (bit 7)
Specify the clock data setup status at the time of error completion.
0: Clock data at the time of error completion is not set in the area
starting from [11].
1: Clock data at the time of error completion is set in the area starting
from [11].
Execution type (bit 9)
*1
Specify whether to inquire about existence of mails in the server after
reading received mails.
0: Not requested (not read)
1: Requested (read)
0000
H,
0080
H,
0200
H,
0280
H
User
[1]
Completion status
The instruction completion status is stored.
0 : Normal completion
Other than 0 : Error completion (error code)
–
System
[2]
E-mail No. to be read
Specify the number of a mail to be read when multiple mails are
received.
0 : First mail
1 or more : Specified mail
0 or more User
[3]
to
[8]
System area
–––
[9]
Receive data
length
For
instruction
execution
Specify the data length (header + attached file) of the mail that can be
stored in to +n. (Header: 1 to 373, attached file: 1 to 6144)
0 : Adjust data length to that of the received mail.
1 to 6517 : The number of data that can be stored in ( to
+ n)
0 to 6517
(word)
* Includes the
header length
explained
below.
User
At instruction
completion
Data length (header + attached file) of the mail stored in to + n is
stored.
1 to 6517: The number of receive data stored in ( to + n)
System
[10]
Header
length
For
instruction
execution
Specify the header data length of the mail that can be stored in to
+ n.
0 : Adjust header data length to that of the received
mail.
1 to 373 : The number of data that can be stored in ( to
+ n)
0 to 373
(word)
User
At instruction
completion
Header data length of the mail stored in to + n is stored.
1 to 373: Number of receive data stored in ( to + n)
System
[11]
Clock set flag
Valid/invalid status of the data in the area starting from [12] is stored.
0: Invalid
1: Valid
0,1 System
s
b15 b7 b0to to
021 0
b10 b9 b8
0
s
s
s
s
s
s
s
d1
d1
d1
d1
d1
d1
d1
d1
s
d1
d1
d1
d1
d1 d1
d1
d1
s
s